a pipeline unit having at least a first stage and a second stage;

an input memory having a first latency and storing the first data packet;

an information source having a second latency and storing translation information to translate the first data packet into the second data packet; and

a control circuit coupled to the pipeline unit which causes the input memory to begin a read cycle during the first stage and which causes the information source to begin a read cycle during the second stage.

23. The system of claim 24, wherein the information contained in the information source is new header information used to translate from the first protocol to the second protocol.

24. The system of claim 25, wherein a first register of the pipeline unit contains opcodes and the a second register contains operands.

25. The system of claim 26, wherein the opcodes in the first register are used to determine whether information from the input memory or the information source or the pipeline unit should used to perform the translation.

26. The system of claim 24, wherein the pipeline unit is a double pipeline unit having two three-stage pipelines.

27. A pipelined control unit for reading data comprising:

a first memory having a first latency;

a second memory having a second latency;

a pipeline unit having a first set of registers for processing an operand and a second set of registers for processing an opcode, the pipeline unit having a first stage and a second stage; and

a control circuit coupled to the first memory, the second memory, and the pipeline unit for initiating a read cycle in the first memory during the first stage and for initiating a read cycle in the second memory during the second stage.